Skip to main content

New Videos Check them Out..!!

Mail me if you have any querries: prasadp4009@gmail.com

The First Video is: Digital Alarm Clock



2) Calculator using 16x2 LCD and Keyboard:



3) PONG GAME:



4) Mario Bouncing on monitor;








Comments

  1. i want to interface spartan3s400pq208 with pc using ft245bm usb device. do you have any related vhdl codes?

    ReplyDelete
    Replies
    1. Hey buddy, ft245 is used for usb to fifo right? so you have to design a parallel protol for this. You can find it on opencores.org. feel lucky if you get. Else you have to design by your own.

      Delete
  2. Want to try some projects out. Can you post the codes to these projects? e.g. Calculator and Alarm Clock? Thanks.

    ReplyDelete
    Replies
    1. Hey Buddy, I have posted code for Alarm Clock. Check the home page for latest projects..

      Delete

Post a Comment

Popular posts from this blog

Website is being updated with new UI!

Hi E veryone , Pardon me. It took me very long to get back on managing this website. You all during some part of a time in your life, you get so busy that you forget what you actually need to do to keep up. I am moving whole code database on Github so you all will never face any problem with finding codes. Feel free to follow me on Github for updates. My Github: https://github.com/prasadp4009   Stay tuned for updates. Thank you all.

Blu ShopMart

A Bluetooth and RFID based Shopping trolly concept designed for today's world. If any company wants to have this product, contact me on: prasadp4009@gmail.com

VHDL code for Clock Divider

This is a clock divider code, just set the max-count value as per your requirenment. For ex. If I want 1Hz freq. set the max count to i/p freq value viz. 1sec = 1Hz Then, to get time period of 1sec i.e. 1 Hz frequency set max-count to 240000 as shown below: 1sec  =  24000000  -- for i/p frequency of 24 MHz. To get your desired frequency just calculate the maxcount with the formula given below: max_count = 24000000 * (1/your required frequency) CODE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 library IEEE ; use IEEE.STD_LOGIC_1164.ALL ; use IEEE.numeric_std.all ; entity clk_div is Port ( Clk : in std_logic ; rst : in std_logic ; op : out std_logic ); end clk_div ; architecture behavioral of clk_div is constant max_count : natural := 24000000 ; -- I used 24MHz clock ...